10.10.3 Caution On Cycle Setting; 10.10.4 Contention Between Tcnt Write And Clear Operations; Figure 10.44 Phase Difference, Overlap, And Pulse Width In Phase Counting Mode - Renesas H8S/2368 Series Hardware Manual

16-bit single-chip microcomputer
Table of Contents

Advertisement

TCLKA
(TCLKC)
TCLKB
(TCLKD)
Notes: Phase difference and overlap
Pulse width

Figure 10.44 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode

10.10.3 Caution on Cycle Setting

When counter clearing by compare match is set, TCNT is cleared in the final state in which it
matches the TGR value (the point at which the count value matched by TCNT is updated).
Consequently, the actual counter frequency is given by the following formula:
φ
f =
(N + 1)
Where f: Counter frequency
φ: Operating frequency
N: TGR set value

10.10.4 Contention between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T
takes precedence and the TCNT write is not performed. Figure 10.45 shows the timing in this
case.
Phase
Phase
diffe-
Overlap
Overlap
rence
rence
Pulse width
: 1.5 states or more
: 2.5 states or more
diffe-
Pulse width
Pulse width
state of a TCNT write cycle, TCNT clearing
2
Rev. 2.00, 05/03, page 445 of 820
Pulse width

Advertisement

Table of Contents
loading

This manual is also suitable for:

H8s seriesH8s/2300 series

Table of Contents