Figure 6.49 Example Of Idle Cycle Operation In Ras Down Mode (Consecutive Reads In Different Areas) (Idlc = 0, Rast = 0, Cast = 0); Figure 6.50 Example Of Idle Cycle Operation In Ras Down Mode (Write After Read) (Idlc = 0, Rast = 0, Cast = 0) - Renesas H8S/2368 Series Hardware Manual
16-bit single-chip microcomputer
Table of Contents
Advertisement
In burst access in RAS down mode, the settings of bits ICIS2, ICIS1, ICIS0, and IDLC are valid
and an idle cycle is inserted. The timing in this case is illustrated in figures 6.49 and 6.50.
Address bus
,
Data bus
Figure 6.49 Example of Idle Cycle Operation in RAS Down Mode
(Consecutive Reads in Different Areas) (IDLC = 0, RAST = 0, CAST = 0)
Address bus
,
Data bus
Figure 6.50 Example of Idle Cycle Operation in RAS Down Mode
DRAM space read
T
T
T
p
r
c1
DRAM space read
T
T
T
p
r
c1
(Write after Read) (IDLC = 0, RAST = 0, CAST = 0)
External read
T
T
T
T
c2
1
2
3
External read
T
T
T
T
c2
1
2
3
Rev. 2.00, 05/03, page 183 of 820
DRAM space read
T
T
T
i
c1
c2
Idle cycle
DRAM space write
T
T
T
i
c1
c2
Idle cycle
Advertisement
Table of Contents
