Table of Contents
Advertisement
Register Name
Timer general register A_4
Timer general register B_4
Timer control register_5
Timer mode register_5
Timer I/O control register_5
Timer interrupt enable register_5
Timer status register_5
Timer counter_5
Timer general register A_5
Timer general register B_5
Bus width control register
Access state control register
Wait control register AH
Wait control register AL
Wait control register BH
Wait control register BL
Read strobe timing control register
CS assertion period control registers H CSACRH
CS assertion period control register L
Burst ROM interface control register H
Burst ROM interface control register L
Bus control register
RAM emulation register
3
DRAM control register*
DRAM access control register*
Refresh control register*
3
Refresh timer counter*
Refresh time constant register*
Abbrevia-
tion
TGRA_4
TGRB_4
TCR_5
TMDR_5
TIOR_5
TIER_5
TSR_5
TCNT_5
TGRA_5
TGRB_5
ABWCR
ASTCR
WTCRAH
WTCRAL
WTCRBH
WTCRBL
RDNCR
CSACRL
BROMCRH 8
BROMCRL
BCR
RAMER
DRAMCR
3
DRACCR
3
REFCR
RTCNT
3
RTCOR
Bit No.
Address
Module
16
H'FE98
TPU_4
16
H'FE9A
TPU_4
8
H'FEA0
TPU_5
8
H'FEA1
TPU_5
8
H'FEA2
TPU_5
8
H'FEA4
TPU_5
8
H'FEA5
TPU_5
16
H'FEA6
TPU_5
16
H'FEA8
TPU_5
16
H'FEAA
TPU_5
8
H'FEC0
BSC
8
H'FEC1
BSC
8
H'FEC2
BSC
8
H'FEC3
BSC
8
H'FEC4
BSC
8
H'FEC5
BSC
8
H'FEC6
BSC
8
H'FEC8
BSC
8
H'FEC9
BSC
H'FECA
BSC
8
H'FECB
BSC
16
H'FECC
BSC
8
H'FECE
FLASH
16
H'FED0
BSC
8
H'FED2
BSC
16
H'FED4
BSC
8
H'FED6
BSC
8
H'FED7
BSC
Rev. 2.00, 05/03, page 703 of 820
Data
Access
Width
States
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
16
2
Advertisement
Table of Contents
