Usage Notes; Figure 3.18 Memory-Mapped Utlb Data Array 2 - Renesas SH7750 Series Hardware Manual

Table of Contents

Advertisement

31
Address field
1 1 1 1 0 1 1 1 1
31
Data field
Legend:
TC:
Timing control bit
E:
Entry
3.8

Usage Notes

1. Address Space Identifier (ASID) in Single Virtual Memory Mode
Refer to the note in 3.3.7, Address Space Identifier (ASID).
24
23
SA:
Space attribute bits
:
Reserved bits (0 write value, undefined read value)

Figure 3.18 Memory-Mapped UTLB Data Array 2

Section 3 Memory Management Unit (MMU)
14
13
E
Rev.7.00 Oct. 10, 2008 Page 109 of 1074
8
7
0
4
3 2
0
SA
TC
REJ09B0366-0700

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7750Sh7750sSh7750r

Table of Contents