Vsynco Output; Table 13.12 Vsynco Output Modes - Renesas H8S/2437 Hardware Manual

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

13.4.8

VSYNCO Output

With the VSYNCO output, the meaning of the signal source to be selected and use or non-use of
modification varies according to the IVI signal source and the waveform required by an external
circuitry. The VSYNCO output modes are shown in table 13.12.

Table 13.12 VSYNCO Output Modes

Mode
IVI Signal
No signal
VFBACKI
input
S-on-G mode
PDC signal
or composite
mode
IVO Signal
IVI signal (without fall
modification or IHI
synchronization)
IVI signal (without fall
modification, with IHI
synchronization)
IVI signal (with fall
modification, without IHI
synchronization)
IVI signal (with fall
modification and IHI
synchronization)
IVG signal
IVI signal (without fall
modification or IHI
synchronization)
IVI signal (without fall
modification, with IHI
synchronization)
IVI signal (with fall
modification, without IHI
synchronization)
IVI signal (with fall
modification and IHI
synchronization)
IVG signal
Meaning of IVO Signal
VFBACKI input is output directly
Meaningless if VFBACKI input is
synchronized with HFBACKI input
VFBACKI input fall is modified before
output
VFBACKI input fall is modified and the
signal is synchronized with HFBACKI
input before output
Internal synchronization signal is output
Vertical synchronization signal part of
CSYNCI/HSYNCI input (composite
synchronization signal) is separated
before output
Vertical synchronization signal part of
CSYNCI/HSYNCI input (composite
synchronization signal) is separated, and
the signal is synchronized with
CSYNCI/HSYNCI input before output
Vertical synchronization signal part of
CSYNCI/HSYNCI input (composite
synchronization signal) is separated, and
fall is modified before output
Vertical synchronization signal part of
CSYNCI/HSYNCI input (composite
synchronization signal) is separated, fall
is modified, and the signal is
synchronized with CSYNCI/HSYNCI input
before output
Internal synchronization signal is output
Rev. 1.00, 09/03, page 397 of 704

Advertisement

Table of Contents
loading

Table of Contents