Table of Contents
Advertisement
Bit Bit Name
Initial Value R/W
5
RIE
0
4
NAKIE
0
3
STIE
0
2
ACKE
0
1
ACKBR
0
0
ACKBT
0
Rev. 1.00, 09/03, page 484 of 704
Description
R/W
Receive Interrupt Enable
Enables or disables the receive data full interrupt request
(RXI) when receive data is transferred from ICDRS to
ICDRR and the RDRF bit in ICSR is set to 1. The RXI can
be canceled by clearing the RDRF or RIE bit to 0.
0: Receive data full interrupt request (RXI) is disabled.
1: Receive data full interrupt request (RXI) is enabled.
R/W
NACK Receive Interrupt Enable
Enables or disables the NACK receive interrupt request
(NAKI) when the NACKF and AL bits in ICSR are set to 1.
The NAKI can be canceled by clearing the NACKF, AL, or
NAKIE bit to 0.
0: NACK receive interrupt request (NAKI) is disabled.
1: NACK receive interrupt request (NAKI) is enabled.
R/W
Stop Condition Detection Interrupt Enable
0: Stop condition detection interrupt request (STPI) is
disabled.
1: Stop condition detection interrupt request (STPI) is
enabled.
R/W
Acknowledge Bit Determination Select
0: The value of the acknowledge bit is ignored, and
continuous transfer is performed.
1: If the acknowledge bit is 1, continuous transfer is
interrupted.
R
Receive Acknowledge
In transmit mode, this bit stores the contents of the
acknowledge bit that is returned by the receive device. This
bit cannot be modified.
0: Receive acknowledge = 0
1: Receive acknowledge = 1
R/W
Transmit Acknowledge
In receive mode, this bit specifies the bit to be sent at the
acknowledge timing.
0: 0 is sent at the acknowledge timing.
1: 1 is sent at the acknowledge timing.
Advertisement
Table of Contents
