Renesas H8S/2437 Hardware Manual page 20

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

18.7.1 Module Stop Mode Setting .................................................................................. 520
18.7.2 Permissible Signal Source Impedance ................................................................. 520
18.7.3 Influences on Absolute Accuracy ........................................................................ 521
18.7.4 Setting Range of Analog Power Supply and Other Pins ...................................... 521
18.7.5 Notes on Board Design ........................................................................................ 521
18.7.6 Notes on Noise Countermeasures ........................................................................ 521
Section 19 RAM ................................................................................................523
Section 20 Flash Memory (0.18-µm F-ZTAT Version)....................................525
20.1 Features............................................................................................................................. 525
20.1.1 Mode Transition................................................................................................... 527
20.1.2 Mode Comparison................................................................................................ 528
20.1.3 Flash Memory MAT Configuration ..................................................................... 529
20.1.4 Block Division ..................................................................................................... 530
20.1.5 Programming/Erasing Interface ........................................................................... 531
20.2 Input/Output Pins .............................................................................................................. 533
20.3 Register Descriptions ........................................................................................................ 533
20.3.1 Programming/Erasing Interface Registers ........................................................... 534
20.3.2 Programming/Erasing Interface Parameters ........................................................ 541
20.4 On-Board Programming Mode ......................................................................................... 551
20.4.1 Boot Mode ........................................................................................................... 551
20.4.2 User Program Mode............................................................................................. 555
20.4.3 User Boot Mode................................................................................................... 565
20.4.4 Storable Area for Procedure Program and Program Data .................................... 568
20.5 Protection .......................................................................................................................... 578
20.5.1 Hardware Protection ............................................................................................ 578
20.5.2 Software Protection.............................................................................................. 579
20.5.3 Error Protection.................................................................................................... 579
20.6 Switching between User MAT and User Boot MAT ........................................................ 580
20.7 Programmer Mode ............................................................................................................ 582
20.8 Serial Communication Interface Specification for Boot Mode......................................... 583
20.9 Usage Notes ...................................................................................................................... 608
Section 21 Clock Pulse Generator .....................................................................611
21.1 Register Description.......................................................................................................... 612
21.1.1 System Clock Control Register (SCKCR) ........................................................... 612
21.2 Oscillator........................................................................................................................... 614
21.2.1 Connecting Crystal Resonator ............................................................................. 614
21.2.2 External Clock Input Method............................................................................... 615
21.3 Duty Adjustment Circuit................................................................................................... 617
21.4 Divider .............................................................................................................................. 617
21.5 Usage Notes ...................................................................................................................... 617
Rev.1.00, 09/03, page xx of xxxviii

Advertisement

Table of Contents
loading

Table of Contents