Renesas H8S/2437 Hardware Manual page 29

Figure 16.23 Pin States during Transmission in Clocked Synchronous Mode
(Internal Clock) .....................................................................................................471
Figure 16.24 Sample Flowchart for Mode Transition during Reception ....................................472
Figure 16.25 Switching from SCK Pins to Port Pins ..................................................................473
Figure 16.26 Prevention of Low Pulse Output at Switching from SCK Pins to Port Pins..........473
2
Section 17 I C Bus Interface 3 (IIC3)
Figure 17.1 Block Diagram of I
Figure 17.2 External Circuit Connections of I/O Pins ................................................................477
2
Figure 17.3 I C Bus Formats ......................................................................................................491
2
Figure 17.4 I C Bus Timing........................................................................................................491
Figure 17.5 Operation Timing in Master Transmit Mode (1) .....................................................493
Figure 17.6 Operation Timing in Master Transmit Mode (2) .....................................................493
Figure 17.7 Operation Timing in Master Receive Mode (1).......................................................495
Figure 17.8 Operation Timing in Master Receive Mode (2).......................................................495
Figure 17.9 Operation Timing in Slave Transmit Mode (1) .......................................................497
Figure 17.10 Operation Timing in Slave Transmit Mode (2) .....................................................498
Figure 17.11 Operation Timing in Slave Receive Mode (1).......................................................499
Figure 17.12 Operation Timing in Slave Receive Mode (2).......................................................499
Figure 17.13 Block Diagram of Noise Canceler .........................................................................500
Figure 17.14 Sample Flowchart for Master Transmit Mode.......................................................501
Figure 17.15 Sample Flowchart for Master Receive Mode ........................................................502
Figure 17.16 Sample Flowchart for Slave Transmit Mode.........................................................503
Figure 17.17 Sample Flowchart for Slave Receive Mode ..........................................................504
Figure 17.18 Timing of Bit Synchronous Circuit .......................................................................506
Section 18 A/D Converter
Figure 18.1 Block Diagram of A/D Converter............................................................................508
Figure 18.2 A/D Conversion Timing ..........................................................................................515
Figure 18.3 External Trigger Input Timing ................................................................................517
Figure 18.4 A/D Conversion Accuracy Definitions....................................................................519
Figure 18.5 A/D Conversion Accuracy Definitions....................................................................519
Figure 18.6 Example of Analog Input Circuit ............................................................................520
Figure 18.7 Example of Analog Input Protection Circuit ...........................................................522
Section 20 Flash Memory (0.18-µ µ µ µ m F-ZTAT Version)
Figure 20.1 Block Diagram of Flash Memory ............................................................................526
Figure 20.2 Mode Transition of Flash Memory..........................................................................527
Figure 20.3 Flash Memory Configuration ..................................................................................529
Figure 20.4 Block Division of User MAT ..................................................................................530
Figure 20.5 Overview of User Procedure Program.....................................................................531
Figure 20.6 System Configuration in Boot Mode.......................................................................552
Figure 20.7 Automatic-Bit-Rate Adjustment Operation of SCI..................................................552
Figure 20.8 Overview of State Transition Diagram in Boot Mode.............................................554
2
C Bus Interface 3.....................................................................476
Rev. 1.00, 09/03, page xxix of xxxviii