Multiply-Accumulate Register (Mac); Initial Values Of Cpu Internal Registers - Renesas H8S/2437 Hardware Manual

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

Bit
Bit Name
1
V
0
C
2.4.5

Multiply-Accumulate Register (MAC)

This 64-bit register stores the results of multiply-accumulate operations. It consists of two 32-bit
registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a
sign extension.
2.4.6

Initial Values of CPU Internal Registers

When the reset exception handling loads the start address from the vector address, PC is
initialized, the T bit in EXR is cleared to 0, and the I bits in EXR and CCR are set to 1. However,
the general registers and the other CCR bits are not initialized. The initial value of SP (ER7) is
undefined. SP should therefore be initialized by using the MOV.L instruction immediately after a
reset.
Initial Value R/W
Undefined
R/W
Undefined
R/W
Description
Overflow Flag
Set to 1 when an arithmetic overflow occurs, and
cleared to 0 otherwise.
Carry Flag
Set to 1 when a carry occurs, and cleared to 0
otherwise. Used by:
Add instructions, to indicate a carry
Subtract instructions, to indicate a borrow
Shift and rotate instructions, to indicate a carry
The carry flag is also used as a bit accumulator by bit
manipulation instructions.
Rev. 1.00, 09/03, page 27 of 704

Advertisement

Table of Contents
loading

Table of Contents