Figure 10.1 Block Diagram Of 16-Bit Free-Running Timer - Renesas H8S/2437 Hardware Manual

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

External clock
FTCI
FTOA
FTOB
FTIA
FTIB
FTIC
FTID
[Legend]
OCRA, OCRB:
OCRAR, OCRAF:
OCRDM:
FRC:
ICRA to ICRD:
TCSR:
TIER:
TCR:
TOCR:

Figure 10.1 Block Diagram of 16-Bit Free-Running Timer

Rev. 1.00, 09/03, page 240 of 704
Internal clock
φ/2
φ/8
φ/32
Clock
Clock selector
Compare-match A
Overflow
Clear
Compare-match B
Control logic
Input capture
Comparator M
Compare-match M
ICIA
ICIB
ICIC
Interrupt signal
ICID
OCIA
OCIB
FOVI
Output compare registers A, B (16-bit)
Output compare registers AR, AF (16-bit)
Output compare register DM (16-bit)
Free-running counter (16-bit)
Input capture registers A to D (16-bit)
Timer control/status register (8-bit)
Timer interrupt enable register (8-bit)
Timer control register (8-bit)
Timer output compare control register (8-bit)
OCRAR/F (H/L)
OCRA (H/L)
Comparator A
FRC (H/L)
Comparator B
OCRB (H/L)
ICRA (H/L)
ICRB (H/L)
ICRC (H/L)
ICRD (H/L)
× 1
× 2
OCRDML
TCSR
TIER
TCR
TOCR
Internal data bus

Advertisement

Table of Contents
loading

Table of Contents