Table of Contents
Advertisement
(1) Flash Code Control/Status Register (FCCS)
FCCS is configured by bits which request the monitor of the FWE pin state and error occurrence
during programming or erasing flash memory and the download of the on-chip program.
Initial
Bit
Bit Name
Value
7
FWE
1/0
6, 5
All 0
4
FLER
0
R/W
Description
R
Flash Program Enable
Monitors the signal level input to the FWE pin.
0: A low level signal is input to the FWE pin.
(Hardware protection state)
1: A high level signal is input to the FWE pin.
R/W
Reserved
The initial value should not be changed.
R
Flash Memory Error
Indicates an error occurs during programming and
erasing flash memory. When this bit is set to 1, flash
memory enters the error protection state.
When this bit is set to 1, high voltage is applied to the
internal flash memory. To reduce the damage to flash
memory, the reset must be released after the reset
period of 100 µs which is longer than normal.
0: Flash memory operates normally.
Programming/erasing protection for flash memory
(error protection) is invalid.
[Clearing condition]
•
By a reset or in hardware standby mode
1: An error occurs during programming/erasing flash
memory.
Programming/erasing protection for flash memory
(error protection) is valid.
[Setting conditions]
•
When an interrupt, such as NMI, occurs during
programming/erasing flash memory.
•
When the flash memory is read during
programming/erasing flash memory (including a
vector read or an instruction fetch).
•
When the SLEEP instruction is executed during
programming/erasing flash memory (including
software standby mode)
Rev. 1.00, 09/03, page 535 of 704
Advertisement
Table of Contents
