Area Control Register (Bcra) - Renesas H8S/2437 Hardware Manual

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

Bit
Bit Name
0
ADMXE
6.3.2

Area Control Register (BCRA)

BCRA designates the access mode in area 1 to area 3. The basic area indicates the setting of area
1.
Bit
Bit Name
7
ABWn
6
ASTn
5
PNCCSn
Initial
Value
R/W
Description
0
R/W
Address and Data Multiplex Bus Interface Enable
Selects the type of external extended bus interface.
0: Normal extended bus interface
1: Address and data multiplex extended bus interface
Initial
Value
R/W
Description
1
R/W
Area Bus Width Control
Selects the bus width for area n.
0: 16-bit
1: 8-bit
1
R/W
Area Access State Control
Designates the number of access states in area n.
Simultaneously permits or prohibits wait state insertion.
Normal extension (ADMXE = 0):
0: 2-state access area, wait state insertion prohibited
1: 3-state access area, wait state insertion permitted
Multiplex extension (ADMXE = 1):
0: Data 2-state access area, wait state insertion
prohibited
1: Data 3-state access area, wait state insertion
permitted
0
R/W
Chip Select Polarity Control
Controls the output polarity of the chip select signal
(CSn) for area n.
0: CSn output
1: CSn output
Rev. 1.00, 09/03, page 95 of 704

Advertisement

Table of Contents
loading

Table of Contents