Irq Sense Control Registers (Iscr) - Renesas H8S/2437 Hardware Manual

Renesas 16-bit single-chip microcomputer h8s family / h8s / 2600 series
Table of Contents

Advertisement

5.3.4

IRQ Sense Control Registers (ISCR)

ISCR select the source that generates an interrupt request at pins IRQ7 to IRQ0.
Bit
Bit Name
15
IRQ7SCB
14
IRQ7SCA
13
IRQ6SCB
12
IRQ6SCA
11
IRQ5SCB
10
IRQ5SCA
Rev. 1.00, 09/03, page 72 of 704
Initial Value R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
Description
IRQ7 Sense Control B
IRQ7 Sense Control A
00: Interrupt request generated at IRQ7 input low
level
01: Interrupt request generated at falling edge of
IRQ7 input
10: Interrupt request generated at rising edge of IRQ7
input
11: Interrupt request generated at both falling and
rising edges of IRQ7 input
IRQ6 Sense Control B
IRQ6 Sense Control A
00: Interrupt request generated at IRQ6 input low
level
01: Interrupt request generated at falling edge of
IRQ6 input
10: Interrupt request generated at rising edge of IRQ6
input
11: Interrupt request generated at both falling and
rising edges of IRQ6 input
IRQ5 Sense Control B
IRQ5 Sense Control A
00: Interrupt request generated at IRQ5 input low
level
01: Interrupt request generated at falling edge of
IRQ5 input
10: Interrupt request generated at rising edge of
IRQ5 input
11: Interrupt request generated at both falling and
rising edges of IRQ5 input

Advertisement

Table of Contents
loading

Table of Contents