Renesas RL78/G1P Hardware User Manual page 633

16-bit single-chip microcontroller
Hide thumbs Also See for RL78/G1P:
Table of Contents

Advertisement

RL78/G1P
Clock output/buzzer
Clock output select registers 0, 1 (CKS0, CKS1)
output controller
Watchdog timer
Enable register (WDTE)
A/D converter
12-bit A/D conversion result register (ADCR)
8-bit A/D conversion result register (ADCRH)
Mode registers 0 to 2 (ADM0 to ADM2)
Conversion result comparison upper limit setting register (ADUL)
Conversion result comparison lower limit setting register (ADLL)
A/D test register (ADTES)
Analog input channel specification register (ADS)
A/D port configuration register (ADPC)
D/A converter
D/A conversion value setting registers 0, 1 (DACS0, DACS1)
D/A converter mode register (DAM)
Serial array unit (SAU)
Serial data registers 00, 01 (SDR00, SDR01)
Serial status registers 00, 01 (SSR00, SSR01)
Serial flag clear trigger registers 00, 01 (SIR00, SIR01)
Serial mode registers 00, 01 (SMR00, SMR01)
Serial communication operation setting registers 00, 01 (SCR00, SCR01)
Serial channel enable status register 0 (SE0)
Serial channel start register 0 (SS0)
Serial channel stop register 0 (ST0)
Serial clock select register 0 (SPS0)
Serial output register 0 (SO0)
Serial output enable register 0 (SOE0)
Serial output level register 0 (SOL0)
Serial standby control register 0 (SSC0)
Input switch control register (ISC)
Serial interface IICA
IICA shift register 0, 1 (IICA0, IICA1)
IICA status register 0, 1 (IICS0, IICS1)
IICA flag register 0, 1 (IICF0, IICF1)
IICA control register 00, 10 (IICCTL00, IICCTL10)
IICA control register 01, 11 (IICCTL01, IICCTL11)
IICA low-level width setting register 0, 1 (IICWL0, IICWL1)
IICA high-level width setting register 0, 1 (IICWH0, IICWH1)
Slave address register 0, 1 (SVA0, SVA1)
Notes 1.
During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware
statuses become undefined. All other hardware statuses remain unchanged after reset.
2.
The reset value of WDTE is determined by the option byte setting.
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
Table 17-2. Hardware Statuses After Reset Acknowledgment (2/3)
Hardware
CHAPTER 17 RESET FUNCTION
Status After Reset
Acknowledgment
00H
1AH/9AH
0000H
00H
00H
FFH
00H
00H
00H
00H
00H
00H
0000H
0000H
0000H
0020H
0087H
0000H
0000H
0000H
0000H
0303H
0000H
0000H
0000H
00H
00H
00H
00H
00H
00H
FFH
FFH
00H
Note 1
Note 2
614

Advertisement

Table of Contents
loading

Table of Contents