Renesas RL78/G1P Hardware User Manual page 331

16-bit single-chip microcontroller
Hide thumbs Also See for RL78/G1P:
Table of Contents

Advertisement

RL78/G1P
Figure 11-1 shows the block diagram of the serial array unit 0.
0
Peripheral enable
register 0 (PER0)
PRS
SAU0EN
013
f
CLK
Channel 0
Serial clock I/O pin
(when CSI00: SCK00)
Synchro-
Edge
nous
detection
circuit
Output latch
PM32
(P32)
Synchro-
Noise
elimination
Serial data input pin
nous
enabled/
circuit
(when CSI00: SI00)
disabled
(when UART0: RxD0)
SNFEN00
Slave select input pin
(when CSI00: SSI00)
TXE
RXE
00
00
When UART0
Channel 1
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
Figure 11-1. Block Diagram of Serial Array Unit 0
Serial output register 0 (SO0)
0
0
0
0
0
0
CKO00
Serial clock select register 0 (SPS0)
PRS
PRS
PRS
PRS
PRS
PRS
PRS
012
011
010
003
002
001
000
4
4
Prescaler
f
/2
0
to f
/2
15
f
/2
0
to f
/2
CLK
CLK
CLK
CLK
Selector
Selector
Serial data register 00 (SDR00)
CK01
CK00
(Clock division setting block)
f
MCK
f
SCK
Edge/
level
detection
CKS00
CCS00 STS00
MD001
Edge
detection
Serial mode register 00 (SMR00)
Input switch control register (ISC)
SSIE00
DAP
CKP
EOC
PTC
PTC
DIR
SLC
00
00
00
001
000
00
001
Serial communication operation setting register 00 (SCR00)
CK01
CK00
Edge/level
detection
0
0
0
0
0
0
15
(Buffer register block)
f
TCLK
Shift register
Communication controller
Mode selection
CSI00
or UART0
(for transmission)
SLC
DLS
DLS
TSF
BFF
000
001
000
00
00
Serial status register 00 (SSR00)
Communication controller
UART0
(for reception)
CHAPTER 11 SERIAL ARRAY UNIT
Noise filter enable
register 0 (NFEN0)
0
SO00
SNFEN
SNFEN
10
00
Serial channel
enable status
SE01 SE00
Serial standby
register 0 (SE0)
control register 0
Serial channel
(SSC0)
start register 0
SS01 SS00
(SS0)
SSEC0 SWC0
Serial channel
stop register 0
ST01 ST00
(ST0)
Serial output
SOE00
enable register 0
(SOE0)
Serial output level
SOL00
register 0 (OL0)
Output latch
(P30)
Output
controller
Interrupt
Serial transfer end interrupt
controller
(when CSI00: INTCSI00)
(when UART0: INTST0)
Serial flag clear trigger
register 00 (SIR00)
OVCT
PECT
00
00
Clear
Error
controller
Error
information
PEF
OVF
00
00
Serial transfer end interrupt
(when UART0: INTSR0)
Error
controller
Serial transfer error interrupt
(INTSRE0)
PM30
Serial data output pin
(when CSI00: SO00)
(when UART0:TxD0)
312

Advertisement

Table of Contents
loading

Table of Contents