Renesas RL78/G1P Hardware User Manual page 518

16-bit single-chip microcontroller
Hide thumbs Also See for RL78/G1P:
Table of Contents

Advertisement

RL78/G1P
Figure 12-23. Flow When Setting WUPn = 0 upon Address Match (Including Extension Code Reception)
Use the following flows to perform the processing to release the STOP mode other than by an interrupt request
(INTIICAn) generated from serial interface IICA.
• Master device operation: Flow shown in Figure 12-24
• Slave device operation: Same as the flow in Figure 12-23
Remark n = 0, 1
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
INTIICAn = 1?
Yes
WUPn = 0
Wait
Reading IICSn
Executes processing corresponding to the operation to be executed
after checking the operation state of serial interface IICA.
CHAPTER 12 SERIAL INTERFACE IICA
STOP mode state
No
Waits for 5 clocks.
499

Advertisement

Table of Contents
loading

Table of Contents