Renesas RL78/G1P Hardware User Manual page 546

16-bit single-chip microcontroller
Hide thumbs Also See for RL78/G1P:
Table of Contents

Advertisement

RL78/G1P
(ii) When WTIMn = 1
ST
AD6 to AD0 R/W ACK
1: IICSn = 0110×010B
2: IICSn = 0010×110B
3: IICSn = 0010×100B
4: IICSn = 0010××00B
5: IICSn = 00000001B
Remark
: Always generated
: Generated only when SPIEn = 1
×:
Don't care
(6) Operation when arbitration loss occurs (no communication after arbitration loss)
When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request
signal INTIICAn has occurred to check the arbitration result.
(a) When arbitration loss occurs during transmission of slave address data (when WTIMn = 1)
ST
AD6 to AD0 R/W ACK
1: IICSn = 01000110B
2: IICSn = 00000001B
Remark
: Always generated
: Generated only when SPIEn = 1
Remark n = 0, 1
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
D7 to D0
ACK
1
2
D7 to D0
ACK
1
CHAPTER 12 SERIAL INTERFACE IICA
D7 to D0
ACK
SP
3
4
D7 to D0
ACK
SP
5
2
527

Advertisement

Table of Contents
loading

Table of Contents