Collective Manipulation Of Tomn Bit - Renesas RL78/G1P Hardware User Manual

16-bit single-chip microcontroller

Hide thumbs Also See for RL78/G1P:

Table of Contents

6.6.4 Collective manipulation of TOmn bit

In timer output register m (TOm), the setting bits for all the channels are located in one register in the same way as

timer channel start register m (TSm). Therefore, the TOmn bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TOmn bits (TOEmn = 0) that correspond

to the relevant bits of the channel used to perform output (TOmn).

Before writing

Data to be written

After writing

Writing is done only to the TOmn bit with TOEmn = 0, and writing to the TOmn bit with TOEmn = 1 is ignored.

TOmn (channel output) to which TOEmn = 1 is set is not affected by the write operation. Even if the write operation is

done to the TOmn bit, it is ignored and the output change by timer operation is normally done.

Figure 6-37. TO0n Pin Statuses by Collective Manipulation of TO0n Bit

Caution While timer output is enabled (TOEmn = 1), even if the output by timer interrupt of each timer

(INTTMmn) contends with writing to the TOmn bit, output is normally done to the TOmn pin.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 3)

R01UH0895EJ0100 Rev.1.00

Nov 29, 2019

Figure 6-36. Example of TO0n Bit Collective Manipulation

Before writing

Writing to the TO0n bit

CHAPTER 6 TIMER ARRAY UNIT

Two or more TO0n output can

be changed simultaneously

Output does not change

when value does not

Writing to the TO0n bit is

ignored when TOE0n