Registers Controlling Timer Array Unit - Renesas RL78/G1P Hardware User Manual

16-bit single-chip microcontroller
Hide thumbs Also See for RL78/G1P:
Table of Contents

Advertisement

RL78/G1P

6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.
 Peripheral enable register 0 (PER0)
 Timer clock select register m (TPSm)
 Timer mode register mn (TMRmn)
 Timer status register mn (TSRmn)
 Timer channel enable status register m (TEm)
 Timer channel start register m (TSm)
 Timer channel stop register m (TTm)
 Timer input select register 0 (TIS0)
 Timer output enable register m (TOEm)
 Timer output register m (TOm)
 Timer output level register m (TOLm)
 Timer output mode register m (TOMm)
 Input switch control register (ISC)
 Noise filter enable register 1 (NFEN1)
 Port mode register (PMxx)
 Port register (Pxx)
Caution Which registers and bits are included depends on the product. Be sure to set bits that are not
mounted to their initial values.
m: Unit number (m = 0), n: Channel number (n = 0 to 3)
Remark
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
CHAPTER 6 TIMER ARRAY UNIT
137

Advertisement

Table of Contents
loading

Table of Contents