Renesas RL78/G1P Hardware User Manual page 165

16-bit single-chip microcontroller

Hide thumbs Also See for RL78/G1P:

Table of Contents

Address: F0190H, F0191H (TMR00) to F0196H, F0197H (TMR03)

(Value set by the MDmn3 to MDmn1 bits

(see table shown in the previous page))

 Interval timer mode

 Capture mode

 Event counter mode

 One-count mode

 Capture & one-count mode

Notes 1. Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

2. In one-count mode, interrupt output (INTTMmn) when starting a count operation and TOmn output are

not controlled.

3. If the start trigger (TSmn = 1) is issued during operation, the counter is initialized, and recounting is

started (does not occur the interrupt request).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 3)

R01UH0895EJ0100 Rev.1.00

Nov 29, 2019

Figure 6-11. Format of Timer Mode Register mn (TMRmn) (4/4)

Operation mode

Other than above

After reset: 0000H

Setting of starting counting and interrupt

Timer interrupt is not generated when counting is started

(timer output does not change, either).

Timer interrupt is generated when counting is started

(timer output also changes).

Timer interrupt is not generated when counting is started

(timer output does not change, either).

Start trigger is invalid during counting operation.

At that time, interrupt is not generated.

Start trigger is valid during counting operation

At that time, interrupt is not generated.

Timer interrupt is not generated when counting is started

(timer output does not change, either).

Start trigger is invalid during counting operation.

At that time interrupt is not generated.

Setting prohibited

CHAPTER 6 TIMER ARRAY UNIT