Renesas RL78/G1P Hardware User Manual page 445

16-bit single-chip microcontroller
Hide thumbs Also See for RL78/G1P:
Table of Contents

Advertisement

RL78/G1P
Figure 11-96. Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)
transmission/reception data
No
Yes
Caution
Be sure to set transmit data to the SlOp register before the clock from the master is started.
Remark
m: Unit number (m = 0), n: Channel number (n = 0), p: CSI number (p = 00)
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
Starting CSI communication
SAU default setting
Setting
Enables interrupt
Writing transmit data to
SIOp (=SDRmn[7:0])
Wait for transmission/reception
completes
Transfer end interrupt
Reading receive data to
SIOp (=SDRmn[7:0])
RETI
Transmission/reception
completed?
Yes
Transmission/reception
next data?
No
Disable interrupt (MASK)
Write STmn bit to 1
End of communication
CHAPTER 11 SERIAL ARRAY UNIT
For the initial setting, see Figure 11-92.
(Select Transfer end interrupt)
Setting storage area and number of data for transmission/reception data
(Storage area, Transmission/reception data pointer, Number of communication data
and Communication end flag are optionally set on the internal RAM by the software)
Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set
interrupt enable (EI).
Read transmit data from storage area and write it to SIOp.
Update transmit data pointer.
Start communication when master start providing the
clock
When transfer end interrupt is generated, it moves to
interrupt processing routine
Read receive data and write it to storage area. Update
receive data pointer.
Update the number of communication data and confirm
if next transmission/reception data is available
426

Advertisement

Table of Contents
loading

Table of Contents