Renesas RL78/G1P Hardware User Manual page 339

16-bit single-chip microcontroller

Hide thumbs Also See for RL78/G1P:

Table of Contents

Figure 11-6. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/2)

Address: F0118H, F0119H (SCR00), F011AH, F011BH (SCR01)

Be sure to set DAPmn, CKPmn = 0, 0 in the UART mode.

Disables generation of error interrupt INTSREx (INTSRx is generated).

Enables generation of error interrupt INTSREx (INTSRx is not generated if an error occurs).

Set EOCmn = 0 in the CSI mode and during UART transmission

Notes 1. The SCR00 register only.

2. When using CSImn not with EOCmn = 0, error interrupt INTSREn may be generated.

Caution Be sure to clear bits 3, 6, and 11 to "0" (Also clear bit 5 of the SCR01 register to 0). Be sure to set bit

m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00)

R01UH0895EJ0100 Rev.1.00

Nov 29, 2019

Disable communication.

Reception only

Transmission only

Transmission/reception

Selection of data and clock phase in CSI mode

SIp input timing

SIp input timing

SIp input timing

SIp input timing

Mask control of error interrupt signal (INTSREx (x = 0))

CHAPTER 11 SERIAL ARRAY UNIT

After reset: 0087H

Setting of operation mode of channel n