Timer Output Mode Register M (Tomm) - Renesas RL78/G1P Hardware User Manual

RL78/G1P

6.3.12 Timer output mode register m (TOMm)

The TOMm register is used to control the timer output mode of each channel.
When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be
used to 0.
When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or
multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel
to 1.
The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while
the timer output is enabled (TOEmn = 1).
The TOMm register can be set by a 16-bit memory manipulation instruction.
The lower 8 bits of the TOMm register can be set with an 8-bit memory manipulation instruction with TOMmL.
Reset signal generation clears this register to 0000H.
Address: F01BEH, F01BFH (TOM0)
Symbol 15 14
TOMm 0 0
TOM
mn
0 Master channel output mode (to produce toggle output by timer interrupt request signal (INTTMmn))
1 Slave channel output mode (output is set by the timer interrupt request signal (INTTMmn) of the master
channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)
Caution Be sure to clear bits 15 to 4, and 0 to "0".
m: Unit number (m = 0)
Remark
n: Channel number
n = 0 to 3 (n = 0, 2 for master channel)
p: Slave channel number
n < p  3
(For details of the relation between the master channel and slave channel, see 6.4.1 Basic rules of
simultaneous channel operation function.)
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
Figure 6-20. Format of Timer Output Mode register m (TOMm)
After reset: 0000H
13 12 11 10
0 0 0 0
Control of timer output mode of channel n
R/W
9 8 7 6
0 0 0 0
CHAPTER 6 TIMER ARRAY UNIT
5 4 3 2
0 0 TOM TOM TOM
m3 m2
1 0
0
m1
155