Renesas RL78/G1P Hardware User Manual page 581

16-bit single-chip microcontroller

Hide thumbs Also See for RL78/G1P:

Table of Contents

Figure 13-8. Example of Setting of Consecutively Capturing A/D Conversion Results

Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for

occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for details,

see 13.5.5 Forced termination by software).

R01UH0895EJ0100 Rev.1.00

Nov 29, 2019

DRA1 = FCE0H

DBC1 = 0100H

Starting A/D conversion

INTAD occurs.

User program

INTDMA1 occurs.

CHAPTER 13 DMA CONTROLLER

DMA1 transfer

Hardware operation