A/D Converter Mode Register 1 (Adm1) - Renesas RL78/G1P Hardware User Manual

RL78/G1P

9.3.3 A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal.
The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation clears this register to 00H.
Address: FFF32H After reset: 00H
Symbol 7
ADM1 ADTMD1
ADTMD1
0
1
1
ADSCM
0
1
ADTRS1
0
0
Other than above
Cautions 1. Only rewrite the value of the ADM1 register while conversion is stopped (ADCS = 0, ADCE = 0).
2. To complete A/D conversion, specify at least the following time as the hardware trigger interval:
Hardware trigger no wait mode: 2 f
Hardware trigger wait mode:
wait time + A/D conversion time
Remarks 1. :
don't care
2. f : CPU/peripheral hardware clock frequency
CLK
R01UH0895EJ0100 Rev.1.00
Nov 29, 2019
Figure 9-6. Format of A/D Converter Mode Register 1 (ADM1)
R/W
6 5
ADTMD0 ADSCM
ADTMD0

Software trigger mode
0 Hardware trigger no-wait mode
1 Hardware trigger wait mode
Sequential conversion mode
One-shot conversion mode
ADTRS0
0 End of timer channel 01 count or capture interrupt signal (INTTM01)
1 Event signal selected by ELC
Setting prohibited
4 3
0 0
Selection of the A/D conversion trigger mode
Specification of the A/D conversion mode
Selection of the hardware trigger signal
clock + conversion start time + A/D conversion time
CLK
2 f clock + conversion start time + A/D power supply stabilization
CLK
CHAPTER 9 A/D CONVERTER
2 1
0 ADTRS1 ADTRS0
0
257