Stopping The Operation By Channels - Renesas RL78/G1P Hardware User Manual

16-bit single-chip microcontroller

Hide thumbs Also See for RL78/G1P:

Table of Contents

11.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.

Figure 11-23. Each Register Setting When Stopping the Operation by Channels

(a) Serial channel stop register m (STm) ... This register is a trigger register that is used to enable

stopping communication/count by each channel.

Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

(b) Serial Channel Enable Status Register m (SEm) ... This register indicates whether data

transmission/reception operation of each channel is enabled or stopped.

The SEm register is a read-only status register, whose operation is stopped by using the STm register.

With a channel whose operation is stopped, the value of the CKOmn bit of the SOm register can be set by

output of the serial communication operation of each channel.

For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software.

(d) Serial output register m (SOm) ...This register is a buffer register for serial output of each channel.

1: Serial clock output value is "1"

* When using pins corresponding to each channel as port function pins, set the corresponding CKOmn, SOmn bits to "1".

(e) Input switch control register (ISC) ...This register controls the SSI00 pin of CSI00 slave channel

(channel 0 of unit 0).

0: Disables input value of SSI00 pin.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1)

: Setting disabled (set to the initial value), 0/1: Set to 0 or 1 depending on the usage of the user

R01UH0895EJ0100 Rev.1.00

Nov 29, 2019

1: Clears the SEmn bit to 0 and stops the communication operation

0: Stops output by serial communication operation

0: Operation stops

1: Serial data output value is "1"

CHAPTER 11 SERIAL ARRAY UNIT