Sign In
Upload
Manuals
Brands
Renesas Manuals
Microcontrollers
V850ES/IE2
Renesas V850ES/IE2 Microcontrollers Manuals
Manuals and User Guides for Renesas V850ES/IE2 Microcontrollers. We have
2
Renesas V850ES/IE2 Microcontrollers manuals available for free PDF download: User Manual
Renesas V850ES/IE2 User Manual (674 pages)
32-bit Single-Chip
Brand:
Renesas
| Category:
Microcontrollers
| Size: 6 MB
Table of Contents
Table of Contents
10
Chapter 1 Introduction
16
General
16
Features
17
Applications
18
Ordering Information
18
Pin Configuration
19
Function Blocks
21
Chapter 2 Pin Functions
24
List of Pin Functions
24
Pin I/O Circuits and Recommended Connection of Unused Pins
28
Pin I/O Circuits
30
Chapter 3 Cpu Function
31
Features
31
CPU Register Set
32
Program Register Set
33
System Register Set
34
Operating Modes
40
Address Space
41
CPU Address Space
41
Wraparound of CPU Address Space
42
Memory Map
43
Areas
45
Recommended Use of Address Space
49
On-Chip Peripheral I/O Registers
52
Special Registers
58
System Wait Control Register (VSWC)
63
Chapter 4 Port Functions
64
Features
64
Basic Port Configuration
64
Port Configuration
65
Port 0
69
Port 1
75
Port 2
87
Port 3
93
Port 4
100
Port DL
107
Output Data and Read Value of Port for each Setting
110
Port Register Settings When Alternate Function Is Used
115
Noise Eliminator
119
Cautions
121
Cautions on Setting Port Pins
121
Cautions on Bit Manipulation Instruction for Port N Register (Pn)
122
Chapter 5 Clock Generator
123
Overview
123
Configuration
124
Control Registers
126
PLL Function
132
Overview
132
PLL Mode
132
Clock-Through Mode
132
Operation
133
Operation of each Clock
133
Operation Timing
134
Clock Monitor
137
Chapter 6 16-Bit Timer/Event Counter P (Tmp)
139
Overview
139
Functions
139
Configuration
140
Registers
145
Timer Output Operations
158
Operation
159
Interval Timer Mode (Tpnmd2 to Tpnmd0 Bits = 000)
167
External Event Count Mode (Tpkmd2 to Tpkmd0 Bits = 001)
179
External Trigger Pulse Output Mode (Tpmmd2 to Tpmmd0 Bits = 010)
188
One-Shot Pulse Output Mode (Tpmmd2 to Tpmmd0 Bits = 011)
201
PWM Output Mode (Tpmmd2 to Tpmmd0 Bits = 100)
208
Free-Running Timer Mode (Tpnmd2 to Tpnmd0 Bits = 101)
217
Pulse Width Measurement Mode (Tpkmd2 to Tpkmd0 Bits = 110)
234
Chapter 7 16-Bit Timer/Event Counter Q (Tmq)
240
Overview
240
Functions
241
Configuration
241
Registers
246
Timer Output Operations
262
Operation
263
Interval Timer Mode (Tqnmd2 to Tqnmd0 Bits = 000)
271
External Event Count Mode (TQ0MD2 to TQ0MD0 Bits = 001)
283
External Trigger Pulse Output Mode (TQ0MD2 to TQ0MD0 Bits = 010)
293
One-Shot Pulse Output Mode (TQ0MD2 to TQ0MD0 Bits = 011)
307
PWM Output Mode (TQ0MD2 to TQ0MD0 Bits = 100)
316
Free-Running Timer Mode (Tqnmd2 to Tqnmd0 Bits = 101)
327
Pulse Width Measurement Mode (TQ0MD2 to TQ0MD0 Bits = 110)
347
Chapter 8 16-Bit Interval Timer M (Tmm)
353
Overview
353
Configuration
354
Control Register
355
Operation
356
Interval Timer Mode
356
Cautions
360
Chapter 9 Motor Control Function
361
Functional Overview
361
Configuration
362
Control Registers
366
Operation
379
System Outline
379
Dead-Time Control (Generation of Negative-Phase Wave Signal)
384
Interrupt Culling Function
391
Operation to Rewrite Register with Transfer Function
398
TMP1 Tuning Operation for A/D Conversion Start Trigger Signal Output
416
A/D Conversion Start Trigger Output Function
419
Chapter 10 Watchdog Timer Functions
424
Functions
424
Configuration
425
Control Registers
426
Operation
427
Caution
427
Chapter 11 A/D Converters 0 and 1
428
Features
428
Configuration
429
Control Registers
433
Operation
440
Basic Operation
440
Operation Mode and Trigger Mode
441
Operation in Software Trigger Mode
452
Continuous Select Mode Operations
452
Continuous Scan Mode Operations
455
One-Shot Select Mode Operations
456
One-Shot Scan Mode Operations
458
Operation in Timer Trigger Mode
459
Continuous Select Mode/One-Shot Select Mode Operations
460
Continuous Scan Mode/One-Shot Scan Mode Operations
462
Operation in External Trigger Mode
463
Continuous Select Mode/One-Shot Select Mode Operations
464
Continuous Scan Mode/One-Shot Scan Mode Operations
466
Internal Equivalent Circuit
467
Notes on Operation
469
Stopping Conversion Operation
469
Timer/External Trigger Interval
469
Operation in Standby Mode
469
Timer Interrupt Request Signal in Timer Trigger Mode
470
Re-Conversion Start Trigger Input During Stabilization Time
470
Variation of A/D Conversion Results
470
A/D Conversion Result Hysteresis Characteristics
470
Restrictions on Setting One-Shot Mode and Software Trigger Mode
471
How to Read A/D Converter Characteristics Table
472
Chapter 12 Asynchronous Serial Interface a (Uarta)
476
Features
476
Configuration
477
Control Registers
479
Interrupt Request Signals
484
Operation
485
Data Format
485
UART Transmission
487
Continuous Transmission Procedure
488
UART Reception
490
Reception Errors
491
Parity Types and Operations
492
Receive Data Noise Filter
493
Dedicated Baud Rate Generator
494
Cautions
501
Chapter 13 3-Wire Variable-Length Serial I/O (Csib)
502
Features
502
Configuration
503
Control Registers
505
Operation
512
Single Transfer Mode (Master Mode, Transmission Mode)
512
Single Transfer Mode (Master Mode, Reception Mode)
514
Single Transfer Mode (Master Mode, Transmission/Reception Mode)
516
Single Transfer Mode (Slave Mode, Transmission Mode)
518
Single Transfer Mode (Slave Mode, Reception Mode)
520
Single Transfer Mode (Slave Mode, Transmission/Reception Mode)
522
Continuous Transfer Mode (Master Mode, Transmission Mode)
524
Continuous Transfer Mode (Master Mode, Reception Mode)
526
Continuous Transfer Mode (Master Mode, Transmission/Reception Mode)
529
Continuous Transfer Mode (Slave Mode, Transmission Mode)
533
Continuous Transfer Mode (Slave Mode, Reception Mode)
535
Continuous Transfer Mode (Slave Mode, Transmission/Reception Mode)
538
Reception Error
542
Clock Timing
543
Output Pins
545
Chapter 14 Interrupt/Exception Processing Function
546
Features
546
Non-Maskable Interrupts
550
Operation
551
Restore
552
Non-Maskable Interrupt Status Flag (NP)
553
Maskable Interrupts
554
Operation
554
Restore
556
Priorities of Maskable Interrupts
557
Interrupt Control Registers (Xxicn)
561
Interrupt Mask Registers 0 to 3 (IMR0 to IMR3)
564
In-Service Priority Register (ISPR)
566
Maskable Interrupt Status Flag (ID)
567
External Interrupt Request Input Pins (INTP0 to INTP6)
568
Noise Elimination
568
Edge Detection
569
Software Exception
570
Operation
570
Restore
571
Exception Status Flag (EP)
572
Exception Trap
573
Illegal Opcode Definition
573
Debug Trap
575
Multiple Interrupt Servicing Control
577
Interrupt Response Time of CPU
579
Periods in Which CPU Does Not Acknowledge Interrupts
580
Caution
580
Chapter 15 Standby Function
581
Overview
581
Control Registers
583
HALT Mode
585
Setting and Operation Status
585
Releasing HALT Mode
585
IDLE Mode
587
Setting and Operation Status
587
Releasing IDLE Mode
587
STOP Mode
589
Setting and Operation Status
589
Releasing STOP Mode
589
Securing Oscillation Stabilization Time
591
Chapter 16 Reset Functions
592
Overview
592
Registers to Check Reset Source
592
Operation
594
Reset Operation Via RESET Pin
594
Reset Operation by Watchdog Timer (WDT) Overflow (WDTRES)
596
Low-Voltage Detector (LVI)
597
Power-On-Clear Circuit (POC)
605
Chapter 17 Regulator
607
Overview
607
Operation
608
Chapter 18 Flash Memory
609
Features
609
Memory Configuration
610
Functional Overview
611
Rewriting by Dedicated Flash Memory Programmer
615
Programming Environment
615
Communication Mode
616
Flash Memory Control
621
Selection of Communication Mode
622
Communication Commands
623
Pin Connection
624
Rewriting by Self Programming ( Μ PD70F3714 Only)
629
Overview
629
Features
630
Standard Self Programming Flow
631
Flash Functions
632
Pin Processing
632
Internal Resources Used
633
Chapter 19 Electrical Specifications
634
Chapter 20 Package Drawing
653
Chapter 21 Recommended Soldering Conditions
654
Appendix A Cautions
655
Restriction on Conflict between Sld Instruction and Interrupt Request
655
Description
655
Countermeasure
655
Appendix B Register Index
656
Appendix C Instruction Set List
661
Conventions
661
Instruction Set (in Alphabetical Order)
664
Appendix D Revision History
671
Major Revisions in this Edition
671
Advertisement
Renesas V850ES/IE2 User Manual (26 pages)
32-bit Single-Chip Microcontrollers
Brand:
Renesas
| Category:
Microcontrollers
| Size: 0 MB
Advertisement
Related Products
Renesas V850ES/JF3-E
Renesas V850ES/JG3-E
RENESAS V850ES/JG3-L
Renesas V850ES/Fx3 Series
Renesas V850ES/GB1TM
Renesas V850ES/FE3-L uPD70F3610
Renesas V850ES/FF3-L uPD70F3615
Renesas V850ES/FG3-L uPD70F3620
Renesas V850ES/FG3-L uPD70F3622
Renesas V850ES/FE3-L uPD70F3614
Renesas Categories
Computer Hardware
Motherboard
Microcontrollers
Adapter
Switch
More Renesas Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL