Motorola MPC860 PowerQUICC User Manual page 360

Table of Contents

Advertisement

Part IV. Hardware Interface
CLKOUT
BR
Receive BG and BB negated
BG
Assert BB, drive address and assert TS
BB
A[0Ð31]
R/W
TSIZ[0Ð1], AT[0Ð3]
BURST
TS
Data
TA
Data is Valid
Figure 14-5. Single-Beat Read CycleÐBasic TimingÐZero Wait States
14-8
MPC860 PowerQUICC UserÕs Manual
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents