Table of Contents
Advertisement
Table
Number
i
Acronyms and Abbreviated Terms.......................................................................... lxx
ii
Terminology Conventions .................................................................................... lxxiii
iii
Instruction Field Conventions .............................................................................. lxxiv
2-1
MPC860 Internal Memory Map .............................................................................. 2-1
3-1
Signal Descriptions.................................................................................................. 3-3
4-1
Static Branch Prediction .......................................................................................... 4-9
4-2
Bus Cycles Needed for Single-Register Load/Store Accesses.............................. 4-13
4-3
UISA-Level Features............................................................................................. 4-15
4-4
VEA-Level Features.............................................................................................. 4-16
4-5
OEA-Level Features.............................................................................................. 4-17
5-1
User-Level PowerPC Registers ............................................................................... 5-2
5-2
User-Level PowerPC SPRs ..................................................................................... 5-2
5-3
Bit Settings for CR0 Field of CR ............................................................................ 5-3
5-4
XER Field Definitions............................................................................................. 5-4
5-5
Supervisor-Level PowerPC Registers ..................................................................... 5-4
5-6
Supervisor-Level PowerPC SPRs............................................................................ 5-5
5-7
Value Summary of the DAR, BAR, and DSISR Registers ..................................... 5-6
5-8
MSR Field Descriptions .......................................................................................... 5-7
5-9
MPC860-Specific Supervisor-Level SPRs.............................................................. 5-9
5-10
MPC860-Specific Debug-Level SPRs .................................................................. 5-10
5-11
Addresses of SPRs Located Outside of the Core .................................................. 5-11
6-1
Memory Operands ................................................................................................... 6-2
6-2
Integer Arithmetic Instructions................................................................................ 6-8
6-3
Integer Compare Instructions .................................................................................. 6-9
6-4
Integer Logical Instructions................................................................................... 6-10
6-5
Integer Rotate Instructions .................................................................................... 6-11
6-6
Integer Shift Instructions ....................................................................................... 6-11
6-7
Integer Load Instructions....................................................................................... 6-12
6-8
Integer Store Instructions ...................................................................................... 6-13
6-9
Integer Load and Store with Byte-Reverse Instructions........................................ 6-14
6-10
Integer Load and Store Multiple Instructions........................................................ 6-14
6-11
Integer Load and Store String Instructions............................................................ 6-14
6-12
Branch Instructions................................................................................................ 6-16
6-13
Condition Register Logical Instructions................................................................ 6-16
6-14
Trap Instructions.................................................................................................... 6-17
6-15
Move to/from Condition Register Instructions...................................................... 6-17
MOTOROLA
TABLES
Title
Contents
Page
Number
li
Advertisement
Table of Contents
