Motorola MPC860 PowerQUICC User Manual page 337

Table of Contents

Advertisement

Name
Reset
HRESET
Low
SRESET
Low
XTAL
Analog
Driving
EXTAL
Hi-Z
XFC
Analog
Driving
2
CLKOUT
Note
EXTCLK
Hi-Z
TEXP
High
ALE_A
Low
CE1_A
High
CE2_A
High
WAIT_A
Hi-Z
WAIT_B
Hi-Z
IP_A[0Ð1]
Hi-Z
IP_A2
Hi-Z
IOIS16_A
IP_A[3Ð7]
Hi-Z
MOTOROLA
Table 13-1. Signal Descriptions (Continued)
Number
Type
N4
Open-drain Hard ResetÑAsserting this open drain signal puts the
P2
Open-drain Soft ResetÑAsserting this open drain line puts the MPC860 in
P1
Analog
Output
N1
Analog Input
(3.3V only)
T2
Analog Input External Filter CapacitanceÑThis input is the connection pin
W3
Output
N2
Input (3.3V
only)
N3
Output
K2
Output
B3
Output
A3
Output
R3
Input
R4
Input
T5, T4
Input
U3
Input
W2, U4, U5,
Input
T6, T3
Chapter 13. External Signals
Description
MPC860 in hard reset state.
soft reset state.
This output is one of the connections to an external crystal for
the internal oscillator circuitry.
This line is one of the connections to an external crystal for the
internal oscillator circuitry.
for an external capacitor Þlter for the PLL circuitry.
Clock OutÑThis output is the clock system frequency.
External ClockÑThis input is the external input clock from an
external source.
Timer ExpiredÑThis output reßects the status of
PLPRCR[TEXPS].
Address Latch Enable AÑThis output is asserted when
MPC860 initiates an access to a region under the control of
the PCMCIA interface to socket A.
Card Enable 1 Slot AÑThis output enables even byte transfers
when accesses to PCMCIA Slot A are handled under the
control of the PCMCIA interface.
Card Enable 2 Slot AÑThis output enables odd byte transfers
when accesses to PCMCIA Slot A are handled under the
control of the PCMCIA interface.
Wait Slot AÑThis input, if asserted low, causes a delay in the
completion of a transaction on the PCMCIA controlled Slot A.
Wait Slot BÑThis input, if asserted low, causes a delay in the
completion of a transaction on the PCMCIA controlled Slot B.
Input Port A 0Ð1ÑThe MPC860 monitors these inputs that are
reßected in the PIPR and PSCR of the PCMCIA interface.
Input Port A 2ÑThe MPC860 monitors these inputs; its value
and changes are reported in the PIPR and PSCR of the
PCMCIA interface.
I/O Device A is 16 Bits Ports SizeÑThe MPC860 monitors this
input when a transaction under the control of the PCMCIA
interface is initiated to an I/O region in socket A of the PCMCIA
space.
Input Port A 3-7ÑThe MPC860 monitors these inputs; their
values and changes are reported in the PIPR and PSCR of the
PCMCIA interface.
Part IV. Hardware Interface
13-11

Advertisement

Table of Contents
loading

Table of Contents