Motorola MPC860 PowerQUICC User Manual page 498

Part IV. Hardware Interface
CLKOUT/GCLK2_50
GCLK1_50
A[6Ð31]
R/W
D[0Ð31]
TA
CS2 (RAS)
BS_B[0Ð3] (CAS[0Ð3])
GPL_B1 (OE)
cst4 Bit 0
cst1 Bit 1
cst2 Bit 2
cst3 Bit 3
bst4 Bit 4
bst1 Bit 5
bst2 Bit 6
bst3 Bit 7
g0l0 Bit 8
g0l1 Bit 9
g0h0 Bit 10
g0h1 Bit 11
g1t4 Bit 12
g1t3 Bit 13
g2t4 Bit 14
g2t3 Bit 15
g3t4 Bit 16
g3t3 Bit 17
g4t4 Bit 18
g4t3 Bit 19
g5t4 Bit 20
g5t3 Bit 21
Ð Bit 22
Ð Bit 23
loop Bit 24
exen Bit 25
amx0 Bit 26
amx1 Bit 27
na Bit 28
uta Bit 29
todt Bit 30
last Bit 31
Figure 16-64. EDO DRAM Single-Beat Read Access
16-72
Row Column
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
1 1 0 0
1 0 0 0
1 0 0 0
1 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
1 1 1 0
0 0 0 0
0 0 0 0
RSS RSS+1 RSS+2 RSS+3 RSS+4
MPC860 PowerQUICC UserÕs Manual
0
0
1
1
0
0
1
1
0
1
0
0
x
x
x
1
1
1
MOTOROLA