Motorola MPC860 PowerQUICC User Manual page 173

Table of Contents

Advertisement

6.2.6.2.2 Move to/from Special-Purpose Register Instructions
SimpliÞed mnemonics are provided for the mtspr and mfspr instructions so they can be
coded with the SPR name as part of the mnemonic rather than as a numeric operand. See
Appendix F, ÒSimpliÞed Mnemonics,Ó in The Programming Environments Manual for
simpliÞed mnemonic examples. The mtspr and mfspr instructions are shown in
Table 6-22.
Table 6-22. Move to/from Special-Purpose Register Instructions
Move to Special-Purpose Register
Move from Special-Purpose Register
For mtspr and mfspr instructions, the SPR number coded in assembly language does not
appear directly as a 10-bit binary number in the instruction. The number coded is split into
two 5-bit halves that are reversed in the instruction encoding, with the high-order 5 bits
appearing in bits 16Ð20 of the instruction encoding and the low-order 5 bits in bits 11Ð15.
If the SPR Þeld contains a value not shown in Section 5.1, ÒMPC860 Register
Implementation,Ó either the program exception handler is invoked or results are boundedly
undeÞned.
6.2.6.3 Memory Control InstructionsÑOEA
This section describes memory control instructions, which include the following types:
¥ Cache management instructions
¥ TLB management instructions
6.2.6.3.1 Supervisor-Level Cache Management Instruction
Table 6-23 describes the only supervisor-level cache management instruction. See
Section 6.2.5.3, ÒMemory Control InstructionsÑVEA,Ó for a description of cache
instructions that provide user-level programs the ability to manage on-chip caches.
Table 6-23. Supervisor-Level Cache Management Instruction
Name
Data Cache Block Invalidate
6.2.6.3.2 Translation Lookaside Buffer Management Instructions
Refer to Chapter 9, ÒMemory Management Unit (MMU),Ó for more information about the
TLB operations for the MPC860. Table 6-24 lists the TLB instructions.
MOTOROLA
Name
Mnemonic Syntax
dcbi
rA, rB
The MMU translates the EA and the associated data cache
block is invalidated if hit.
Chapter 6. MPC860 Instruction Set
Part II. PowerPC Microprocessor Module
Mnemonic
Syntax
mtspr
SPR,rS
mfspr
rD,SPR
MPC860 Notes
6-23

Advertisement

Table of Contents
loading

Table of Contents