Figure 16.14 Transmit Mode Operation Timing - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

2
Section 16 I
C Bus Interface 2 (IIC2)
Transmit Operation:
In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer
clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For
transmit mode operation timing, refer to figure 16.14. The transmission procedure and operations
in transmit mode are described below.
1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial
setting)
2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is
transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous
transmission is performed by writing data to ICDRT every time TDRE is set. When changing
from transmit mode to receive mode, clear TRS while TDRE is 1.
SCL
SDA
(Output)
TRS
TDRE
ICDRT
ICDRS
User
[3] Write data
processing
to ICDRT
[2] Set TRS
Rev. 4.00 Sep. 14, 2005 Page 498 of 982
REJ09B0023-0400
1
2
Bit 0
Bit 1
Data 1
Data 1
[3] Write data
to ICDRT

Figure 16.14 Transmit Mode Operation Timing

7
8
1
Bit 6
Bit 7
Bit 0
Data 2
Data 2
7
8
1
Bit 6
Bit 7
Bit 0
Data 3
Data 3
[3] Write data
[3] Write data
to ICDRT
to ICDRT

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents