Figure 3.12 Rounding Operation Flow; Figure 3.13 Definition Of Rounding Operation; Table 3.10 Variation Of Rounding Operation - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 3 DSP Operation
39
Guard

Table 3.10 Variation of Rounding Operation

Mnemonic
Function
PRND
Rounding
Overflow Protection: The S bit in SR is effective for any rounding operations in the DSP unit.
See section 3.1.8, Overflow Protection, for details.
Rev. 4.00 Sep. 14, 2005 Page 116 of 982
REJ09B0023-0400
31
Source 1 or 2
Destination
Guard
39
31

Figure 3.12 Rounding Operation Flow

Rounded result
H'00 0002
H'00 0001

Figure 3.13 Definition of Rounding Operation

Source 1
Sx
0
H'00008000
Addition
ALU
GT
0
Analog value
0
Source 2
Sy
Z
N
V
DC
DSR
Cleared
True value
Destination
Dz
Dz

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents