Break Address Register B (Barb); Table 11.1 Specifying Break Address Register - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 11 User Break Controller (UBC)
11.2.4

Break Address Register B (BARB)

BARB is a 32-bit readable/writable register. BARB specifies the address used as a break condition
in channel B. Control bits CDB1, CDB0, XYE, and XYS in BBRB select one of the four address
buses for break condition B.
Bit
Bit Name
31 to 0
BAB31 to
BAB0

Table 11.1 Specifying Break Address Register

Bus Selection in
BBRB
BAB31 to BAB17
L bus
I bus
X bus
XAB15 to XAB1
Y bus
Don't care
Rev. 4.00 Sep. 14, 2005 Page 246 of 982
REJ09B0023-0400
Initial
Value
R/W
Description
All 0
R/W
Break Address B
Store an address which specifies a break condition in
channel B.
If the I bus or L bus is selected in BBRB, an IAB or
LAB address is set in BAB31 to BAB0.
If the X memory is selected in BBRB, the values in
bits 15 to 1 in XAB are set in BAB31 to BAB17. In this
case, the values in BAB16 to BAB0 are arbitrary.
If the Y memory is selected in BBRB, the values in
bits 15 to 1 in YAB are set in BAB15 to BAB1. In this
case, the values in BAB31 to BAB16 are arbitrary.
BAB16
Don't care
Don't care
BAB15 to BAB1
LAB31 to LAB0
IAB31 to IAB0
Don't care
YAB15 to YAB1
BAB0
Don't care
Don't care

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents