Usb Interrupt Select Register 0 (Usbisr0) - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Bit
Bit Name
1
CFGV
0
SETC
20.3.4

USB Interrupt Select Register 0 (USBISR0)

USBISR0 selects the vector numbers of the interrupt requests indicated in USB interrupt flag
register 0 (USBIFR0). If the USB issues an interrupt request to the INTC when the corresponding
bit in USBISR0 is cleared to 0, the interrupt will be USI0 (USB interrupt 0). If the USB issues an
interrupt request to the INTC when the corresponding bit in USBISR0 is set to 1, the interrupt will
be USI1 (USB interrupt 1). If interrupts occur simultaneously, USI0 has priority by default.
USBISR0 is initialized to H'00 by a power-on reset.
Bit
Bit Name
7
BRST
6
EP1FULL
5
EP2TR
4
EP2EMPTY 0
3
SETUPTS
2
EP0oTS
1
EP0iTR
0
EP0iTS
Initial
Value
R/W
Description
0
R
Configuration Value
Status bit for monitoring the configuration value. This is
a status bit and cannot be cleared.
0
R/W
SET_CONFIGURATION Request Detection
This bit is set to 1 when the SET_CONFIGURATION
request is received.
Initial
Value
R/W
Description
0
R/W
Bus reset
0
R/W
EP1FIFO full
0
R/W
EP2 transfer request
R/W
EP2 FIFO empty
0
R/W
Setup command receive completion
0
R/W
EPOo receive completion
0
R/W
EPOi transfer request
0
R/W
EPOi transmit completion
Section 20 USB Function Module
Rev. 4.00 Sep. 14, 2005 Page 753 of 982
REJ09B0023-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents