Figure 12.15 Example Of 32-Bit Data Width Sdram Connection (Rasu And Casu Are Not Used) - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 12 Bus State Controller (BSC)
Figures 12.15 to 12.17 show examples of the connection of the SDRAM with the LSI.
As shown in figure 12.17, two sets of SDRAMs of 32 Mbytes or smaller can be connected to the
same CS space by using RASU, RASL, CASU, and CASL. In this case, a total of 8 banks are
assigned to the same CS space: 4 banks specified by RASL and CASL, and 4 banks specified by
RAS and CAS. When accessing the address with A25 = 0, RASL and CASL are asserted. When
accessing the address with A25 = 1, RASU and CASU are asserted.
This LSI
CKE
CKIO
RASU
CASU
RASL
CASL
RD/WR
DQMUU
DQMUL
DQMLU
DQMLL
Figure 12.15 Example of 32-Bit Data Width SDRAM Connection
Rev. 4.00 Sep. 14, 2005 Page 336 of 982
REJ09B0023-0400
A15
A2
CSn
Unused
Unused
D31
D16
D15
D0
(RASU and CASU are Not Used)
64M SDRAM
(1M × 16-bit × 4-bank)
A13
A0
CKE
CLK
CS
RAS
CAS
WE
I/O15
I/O0
DQMU
DQML
A13
A0
CKE
CLK
CS
RAS
CAS
WE
I/O15
I/O0
DQMU
DQML

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents