Figure 2.12 X And Y Data Transfer Addressing - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

R8[Ix]
+2 (INC)
+0 (no update)
[Legend]
AU: Adder provided for DSP addressing
Note:
Three address processing methods:
1. Increment
2. Index register addition (Ix/Iy)
3. No increment
Post-updating is used in all cases.
The address pointer can be decremented by setting in the index register.
Single Data Addressing: DSP instructions include two single data transfer instructions
(MOVS.W and MOVS.L) that load data into, or store data from, a DSP register. With these
instructions, one of registers R2 to R5 is used as the single data transfer address register (As).
The following four kinds of addressing can be used with single data transfer instructions.
1. Non-update address register addressing:
The As register is an address pointer. It is not updated.
2. Addition index register addressing:
The As register is an address pointer. After a data transfer, the value of the Is register is added
to the As register (post-increment).
3. Increment address register addressing:
The As register is an address pointer. After a data transfer, the As register is incremented by 2
or 4 (post-increment).
4. Decrement address register addressing:
The As register is an address pointer. Before a data transfer, –2 or –4 is added to the As
register (i.e. 2 or 4 is subtracted) (pre-decrement).
R4[Ax]
R5[Ax]
ALU

Figure 2.12 X and Y Data Transfer Addressing

R9[Iy]
+2 (INC)
+0 (no update)
Rev. 4.00 Sep. 14, 2005 Page 53 of 982
Section 2 CPU
R6[Ay]
R7[Ay]
AU
REJ09B0023-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents