Renesas HD6417641 Hardware Manual page 360

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 12 Bus State Controller (BSC)
Bit
Bit Name
19
MPXMD
18
17
BW1
16
BW0
Rev. 4.00 Sep. 14, 2005 Page 310 of 982
REJ09B0023-0400
Initial
Value
R/W
Description
0
R/W
Burst MPX-IO Interface Mode Specification
Specify the access mode in 16-byte access
0: One 4-burst access by 16-byte transfer
1: Two 2-bursts accesses by quad word (8-byte)
Transfer size when MPXMD = 0
D31 D30
0
0
0
0
1
1
1
Transfer size when MPXMD = 1
D31 D30
0
0
0
0
1
0
R
Reserved
This bit is always read as 0. The write value should
always be 0.
0
R/W
Number of Burst Wait Cycles
1
R/W
Specify the number of wait cycles to be inserted at the
2nd and the subsequent access cycles in burst access
00: No cycle
01: 1 cycle
10: 2 cycles
11: 3 cycles
transfer
D29
: Transfer Size
0
0
: Byte (1 byte)
0
1
: Word (2 byte)
1
0
: Longword (4 bytes)
1
1
: Reserved (quad word) (8 bytes)
0
0
: 16 bytes
0
1
: Reserved (32 bytes)
1
0
: Reserved (64 bytes)
D29
: Transfer Size
0
0
: Byte (1 byte)
0
1
: Word (2 byte)
1
0
: Longword (4 bytes)
1
1
: Quad word (8 bytes)
0
0
: Reserved (32 bytes)

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents