Operation In Asynchronous Mode; Figure 19.2 Example Of Data Format In Asynchronous Communication (8-Bit Data With Parity And Two Stop Bits) - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

19.4.2

Operation in Asynchronous Mode

In asynchronous mode, each transmitted or received character begins with a start bit and ends with
a stop bit. Serial communication is synchronized one character at a time.
The transmitting and receiving sections of the SCIF are independent, so full duplex
communication is possible. The transmitter and receiver are 16-byte FIFO buffered, so data can be
written and read while transmitting and receiving are in progress, enabling continuous transmitting
and receiving.
Figure 19.2 shows the general format of asynchronous serial communication. In asynchronous
serial communication, the communication line is normally held in the mark (high) state. The SCIF
monitors the line and starts serial communication when the line goes to the space (low) state,
indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity bit
(high or low), and stop bit (high), in that order.
When receiving in asynchronous mode, the SCIF synchronizes at the falling edge of the start bit.
The SCIF samples each data bit on the eighth pulse of a clock with a frequency 16 times the bit
rate. Receive data is latched at the center of each bit.
1
Serial
0
data
Start
bit
1 bit
Figure 19.2 Example of Data Format in Asynchronous Communication
LSB
D0
D1
D2
D3
Transmit/receive data
7 or 8 bits
One unit of transfer data (character or frame)
(8-Bit Data with Parity and Two Stop Bits)
Section 19 Serial Communication Interface with FIFO (SCIF)
MSB
D4
D5
D6
D7
Parity
bit
1 bit or
none
Rev. 4.00 Sep. 14, 2005 Page 723 of 982
Idle state
(mark state)
1
0/1
1
1
Stop bit
1 or 2 bits
REJ09B0023-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents