Renesas HD6417641 Hardware Manual page 602

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 18 Multi-Function Timer Pulse Unit (MTU)
Bit
Bit Name
2
TGFC
1
TGFB
Rev. 4.00 Sep. 14, 2005 Page 552 of 982
REJ09B0023-0400
Initial
value
R/W
Description
0
R/(W) Input Capture/Output Compare Flag C
Status flag that indicates the occurrence of TGRC input
capture or compare match in channels 0, 3, and 4. Only
0 can be written, for flag clearing. In channels 1 and 2,
bit 2 is reserved. It is always read as 0, and should only
be written with 0.
[Setting conditions]
[Clearing condition]
0
R/(W) Input Capture/Output Compare Flag B
Status flag that indicates the occurrence of TGRB input
capture or compare match. Only 0 can be written, for
flag clearing.
[Setting conditions]
[Clearing condition]
When TCNT = TGRC and TGRC is functioning as
output compare register
When TCNT value is transferred to TGRC by input
capture signal and TGRC is functioning as input
capture register
When 0 is written to TGFC after reading TGFC = 1
When TCNT = TGRB and TGRB is functioning as
output compare register
When TCNT value is transferred to TGRB by input
capture signal and TGRB is functioning as input
capture register
When 0 is written to TGFB after reading TGFB = 1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents