Renesas HD6417641 Hardware Manual page 302

Section 11 User Break Controller (UBC)
Bit Bit Name
13 SCMFDA
12 SCMFDB
11 PCTE
10 PCBA

9, 8
7 DBEB
Rev. 4.00 Sep. 14, 2005 Page 252 of 982
REJ09B0023-0400
Initial
Value R/W Description
0 R/W I Bus Cycle Condition Match Flag A
When the I bus cycle condition in the break conditions
set for channel A is satisfied, this flag is set to 1 (not
cleared to 0). In order to clear this flag, write 0 into this
bit.
0: The I bus cycle condition for channel A does not
1: The I bus cycle condition for channel A matches
0 R/W I Bus Cycle Condition Match Flag B
When the I bus cycle condition in the break conditions
set for channel B is satisfied, this flag is set to 1 (not
cleared to 0). In order to clear this flag, write 0 into this
bit.
0: The I bus cycle condition for channel B does not
1: The I bus cycle condition for channel B matches
0 R/W PC Trace Enable
0: Disables PC trace
1: Enables PC trace
0 R/W PC Break Select A
Selects the break timing of the instruction fetch cycle
for channel A as before or after instruction execution.
0: PC break of channel A is set before instruction
1: PC break of channel A is set after instruction
All 0 R Reserved
These bits are always read as 0. The write value
should always be 0.
0 R/W Data Break Enable B
Selects whether or not the data bus condition is
included in the break condition of channel B.
0: No data bus condition is included in the condition of
channel B
1: The data bus condition is included in the condition of
channel B
match
match
execution
execution