Table 10.5 Interrupt Exception Handling Sources And Priority - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 10 Interrupt Controller (INTC)

Table 10.5 Interrupt Exception Handling Sources and Priority

Interrupt Source
NMI
H-UDI interrupt
IRQ
IRQ0
IRQ1
IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
DMAC0 DEI0
DMAC1 DEI1
DMAC2 DEI2
DMAC3 DEI3
SCIF0
ERI0
RxI0
BRI0
TxI0
SCIF1
ERI1
RxI1
BRI1
TxI1
ADC
ADI0
ADI1
USB
USI0
USI1
USIHP
Rev. 4.00 Sep. 14, 2005 Page 236 of 982
REJ09B0023-0400
Exception
Interrupt Priory
Code
(Initial Value)
H'1C0
16
H'5E0
15
H'600
0 to 15 (0)
H'620
0 to 15 (0)
H'640
0 to 15 (0)
H'660
0 to 15 (0)
H'680
0 to 15 (0)
H'6A0
0 to 15 (0)
H'6C0
0 to 15 (0)
H'6E0
0 to 15 (0)
H'800
0 to 15 (0)
H'820
0 to 15 (0)
H'840
0 to 15 (0)
H'860
0 to 15 (0)
H'880
0 to 15 (0)
H'8A0
H'8C0
H'8E0
H'900
0 to 15 (0)
H'920
H'940
H'960
H'980
0 to 15 (0)
H'9A0
H'A00
0 to 15 (0)
H'A20
H'A40
Priority
IPR
within IPR
(Bit Number)
Setting Unit
IPRC (3 to 0)
IPRC (7 to 4)
IPRC (11 to 8)
IPRC (15 to 12)
IPRD (3 to 0)
IPRD (7 to 4)
IPRD (11 to 8)
IPRD (15 to 12)
IPRJ (15 to 12)
IPRJ (11 to 8)
IPRJ (7 to 4)
IPRJ (3 to 0)
IPRE (11 to 8)
High
Low
IPRE (7 to 4)
High
Low
IPRE (3 to 0)
High
IPRF (15 to 12)
Low
IPRF (7 to 4)
High
Low
Default
Priority
High
Low

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents