Table 2.14 Double Data Transfer Instruction Formats - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

Section 2 CPU
Double and Single Data Transfer Instructions: The format of double data transfer instructions
is shown in table 2.14, and that of single data transfer instructions in table 2.15.

Table 2.14 Double Data Transfer Instruction Formats

Type
Mnemonic
X memory NOPX
data
MOVX.W @Ax,Dx
transfer
MOVX.W @Ax+,Dx
MOVX.W @Ax+Ix,Dx
MOVX.W Da,@Ax
MOVX.W Da,@Ax+
MOVX.W
Da,@Ax+Ix
Y memory NOPY
data
MOVY.W @Ay,Dy
transfer
MOVY.W @Ay+,Dy
MOVY.W @Ay+Iy,Dy
MOVY.W Da,@Ay
MOVY.W Da,@Ay+
MOVY.W
Da,@Ay+Iy
Note: Ax: 0 = R4, 1 = R5
Ay: 0 = R6, 1 = R7
Dx: 0 = X0, 1 = X1
Dy: 0 = Y0, 1 = Y1
Da: 0 = A0, 1 = A1
Rev. 4.00 Sep. 14, 2005 Page 62 of 982
REJ09B0023-0400
15 14 13 12 11 10 9
1
1
1
1
0
1
1
1
1
0
8
7
6
5
0
0
0
0
Ax
Dx
0
Da
1
0
0
0
Ay
Dy
Da
4
3
2
1
0
0
0
0
1
1
0
1
1
0
1
1
0
1
1
0
0
0
0
0
1
1
0
1
1
1
0
1
1
0
1
1

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents