Usb Interrupt Enable Register 1 (Usbier1); Usb Interrupt Enable Register 2 (Usbier2) - Renesas HD6417641 Hardware Manual

32-bit risc microcomputer superh risc engine family / sh7641 series
Table of Contents

Advertisement

20.3.7

USB Interrupt Enable Register 1 (USBIER1)

USBIER1 enables the interrupt requests indicated in USB interrupt flag register 1 (USBIFR1).
When an interrupt flag is set while the corresponding bit in USBIER1 is set to 1, an interrupt
request is sent to the CPU. The interrupt vector number is decided by the contents of USB
interrupt select register 1 (USBISR1).
USBIER1 is initialized to H'00 by a power-on reset.
Bit
Bit Name
7 to 3
2
EP3TR
1
EP3TS
0
VBUS
20.3.8

USB Interrupt Enable Register 2 (USBIER2)

USBIER2 enables the interrupt requests detected by SET_CONFIGURATION in USB interrupt
flag register 2 (USBIFR2). When the USBIFR2/SETC flag is set while the corresponding bit in
USBIER2 is set to 1, a USIHP interrupt request is sent to the CPU.
USBIER2 is initialized to H'00 by a power-on reset.
Bit
Bit Name
7 to 1
0
SETC
Initial
Value
R/W
Description
All 0
R
Reserved
The write value should always be 0.
0
R/W
EP3 transfer request
0
R/W
EP3 transmit completion
0
R/W
USB bus connection
Initial
Value
R/W
Description
All 0
R
Reserved
The write value should always be 0.
0
R/W
SET_CONFIGURATION request detection
Section 20 USB Function Module
Rev. 4.00 Sep. 14, 2005 Page 755 of 982
REJ09B0023-0400

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7641

Table of Contents