Gateway Function - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
21.8

Gateway Function

When a transmit/receive FIFO buffer is set to gateway mode, receive massages can be transmitted from
an arbitrary channel without CPU intervention.
When a transmit/receive FIFO buffer for which the CFM[1:0] bits in the RSCAN0CFCCk register are
set to 10
the filter processing of the receive rule are stored in the specified transmit/receive FIFO buffer and are
automatically transmitted from the buffer.
Messages stored in a transmit/receive FIFO buffer are transmitted sequentially on a first-in, first-out
basis. Only the message to be transmitted next becomes the target of transmit priority determination.
Transmit/receive FIFO buffers in the gateway mode are disabled by setting the CFE bit in the
RSCAN0CFCCk register to 0 and the CFEMP flag becomes 1 according to the timing below.
• The transmit/receive FIFO buffer becomes empty immediately when the oldest message in it is
not being transmitted and will not to be transmitted next.
• The transmit/receive FIFO buffer becomes empty after transmission completion, CAN bus error
detection, or arbitration-lost when the message in it is being transmitted or will be transmitted
next.
When the CFE bit is cleared to 0, all messages in transmit/receive FIFO buffers are lost and messages
can no longer be stored in transmit/receive FIFO buffers. Confirm that the CFEMP flag is set to 1
before setting the CFE bit to 1 again.
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
(gateway mode) is selected by the RSCAN0GAFLP1j register, messages that passed through
B
21. CAN Interface
21-137

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents