Slave Transmission (Fifo Mode) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
22.5.8

Slave transmission (FIFO mode)

Table 22-52 Standard initial processing
Register name
IEBBnTDL
IEBBnDR
Caution
Table 22-53 Communication startup processing
Register name
IEBBnBCR
Start
IEBBTSTA
Note No start interrupt occurs.
IEBBTV
IEBBTD
Figure 22-33 When the control bit 3H or 7H, which is addressed to the unit, is received
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
The unit transfers data and commands to the master unit as a slave.
Write the transmission data to the buffer in advance.
(1)
Register settings
After specifying the initial settings in 22.5.2 Initial settings, set up the registers
below before starting communication.
Message length (other than during slave status transmission)
Data (all data to be transmitted)
When starting slave transmission, information such as the value to be set to
the message length register (IEBBnTDL) and which data is to be returned (the
value to be set to the IEBBnDR register) must be assigned in advance by the
master, such as during separate communication.
Communication startup processing
(2)
Interrupt occurrence timing
(a)
When the control bit 3H or 7H, which is addressed to the unit, is received
Broad
M address P
Control
S address
P A
cast
Note
No data interrupt occurs.
Function
Function
Message
Data 1
P A
P A
P A
length
Note A data interrupt occurs at the timing specified by
the IEBBnTMS.IEBBnSLTI1 and IEBBnSLTI0 bits.
22. IEBus Controller
Example
02H
11H, ...
Example
90H
...
Data m P A
...
Data n
Transmission
end interrupt
Transmission
end interrupt
P A
22-93

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents