Rscan0Tmstsp - Transmit Buffer Status Register (P = 0 To 31) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
21.3.44
RSCAN0TMSTSp — Transmit Buffer Status Register (p = 0 to 31)
Access:
Address:
Initial value:
Bit
7
Initial value
0
R/W
R
Table 21.58
Bit Position
7 to 5
4
3
2, 1
0
The RSCAN0TMSTSp register is cleared to all 0 in channel reset mode.
TMTARM Flag
The TMTARM flag is set to 1 when the TMTAR bit in the RSCAN0TMCp register is set to 1.
The TMTARM flag is set to 0 when the TMTAR bit in the RSCAN0TMCp register is set to 0.
TMTRM Flag
The TMTRM flag is set to 1 when the TMTR bit in the RSCAN0TMCp register is set to 1.
The TMTRM flag is set to 0 when the TMTR bit in the RSCAN0TMCp register is set to 0
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
Can be read/written in 8-bit units
<RSCAN0_base> + 02D0
+ (01
H
H
00
H
6
5
0
0
R
R
RSCAN0TMSTSp register contents
Bit Name
Function
Reserved
These bits are always read as 0. The write value should always be 0.
TMTARM
Transmit Buffer Transmit Abort Request Status Flag
0: No transmit abort request is present.
1: A transmit abort request is present.
TMTRM
Transmit Buffer Transmit Request Status Flag
0: No transmit request is present.
1: A transmit request is present.
TMTRF[1:0]
Transmit Buffer Transmit Result Status Flag
b2
b1
0
0: Transmission is in progress or no transmit request is present.
0
1: Transmit abort has been completed.
1
0: Transmission has been completed (without transmit abort request).
1
1: Transmission has been completed (with transmit abort request).
TMTSTS
Transmit Buffer Transmit Status Flag
0: Transmission is not in progress.
1: Transmission is in progress.
× p)
4
3
TMTARM
TMTRM
0
0
R
R
21. CAN Interface
2
1
TMTRF[1:0]
TMTSTS
0
0
R/W
R/W
0
0
R
21-89

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents