Transmitter Channel 2 Audio Register (Trca); Transmitter Dma Audio Data Register (Tdad) - Renesas RZ/A Series User Manual

Hide thumbs Also See for RZ/A Series:
Table of Contents

Advertisement

RZ/A1L Group, RZ/A1LU Group, RZ/A1LC Group
23.7.4

Transmitter Channel 2 Audio Register (TRCA)

Bit
Bit Name
31 to 24
23 to 0
Audio PCM Data
23.7.5

Transmitter DMA Audio Data Register (TDAD)

Bit
Bit Name
31 to 24
23 to 0
Audio PCM Data
R01UH0437EJ0600 Rev.6.00
Jan 29, 2021
Bit:
31
30
29
-
-
-
Initial value:
-
-
-
R/W:
W
W
W
Bit:
23
22
21
Initial value:
0
0
0
R/W:
W
W
W
Bit:
15
14
13
Initial value:
0
0
0
R/W:
W
W
W
Bit:
7
6
5
Initial value:
0
0
0
R/W:
W
W
W
Initial
Value
R/W
Description
W
Reserved
All 0
W
Audio PCM Data
LSB aligned PCM encoded audio data.
Bit:
31
30
29
-
-
-
Initial value:
-
-
-
R/W:
W
W
W
Bit:
23
22
21
Initial value:
0
0
0
R/W:
W
W
W
Bit:
15
14
13
Initial value:
0
0
0
R/W:
W
W
W
Bit:
7
6
5
Initial value:
0
0
0
R/W:
W
W
W
Initial
Value
R/W
Description
W
Reserved
All 0
W
Audio PCM Data
LSB aligned PCM encoded audio data.
28
27
26
25
24
-
-
-
-
-
-
-
-
-
-
W
W
W
W
W
20
19
18
17
16
Audio PCM Data
0
0
0
0
0
W
W
W
W
W
12
11
10
9
8
Audio PCM Data
0
0
0
0
0
W
W
W
W
W
4
3
2
1
0
Audio PCM Data
0
0
0
0
0
W
W
W
W
W
28
27
26
25
24
-
-
-
-
-
-
-
-
-
W
W
W
W
W
20
19
18
17
16
Audio PCM Data
0
0
0
0
0
W
W
W
W
W
12
11
10
9
8
Audio PCM Data
0
0
0
0
0
W
W
W
W
W
4
3
2
1
0
Audio PCM Data
0
0
0
0
0
W
W
W
W
W
23. Renesas SPDIF Interface
-
23-12

Advertisement

Table of Contents
loading

This manual is also suitable for:

Rz/a1 seriesRz/a1lu seriesRz/a1lc series

Table of Contents