Section 3 DSP Operation
RS and RE Setting Rule........................................................................................ 128
Section 4 Clock Pulse Generator (CPG)
Clock Operating Modes ........................................................................................ 146
Section 6 Power-Down Modes
Pin Configuration.................................................................................................. 165
Section 7 Cache
Cache Specifications............................................................................................. 179
Rev. 4.00 Sep. 14, 2005 Page xliv of l